Homework answers / question archive / Module Learning Outcomes The following LOs are achieved by the student by completing the assignment successfully 1

Module Learning Outcomes The following LOs are achieved by the student by completing the assignment successfully 1

Electrical Engineering

Share With

Module Learning Outcomes The following LOs are achieved by the student by completing the assignment successfully 1. Explain MOSFET construction, operation and pass characteristics; 2. Analyse high performance Dynamic CMOS circuits; 3. Explain the basic processing steps for fabricating the integrated circuits; Assignment Objective The objective of the assignment is to ensure the achievement of the learning process related to MOSFET operation, fabrication and concepts of dynamic CMOS circuits. Assignment Tasks

1. Consider a MOSFET built on p-type substrate having the following parameters VT0=1V, |2ΦF|=0.54V, process trans-conductance=45 µA/V2 , γ=0.17V1/2 , λ=0.04V-1 a. Find the type of MOSFET. b. Determine the threshold voltage(VT) and W/L, When the transistor is biased with VG=4V, VD=4V, VS=2V, and VB=0V and the drain current ID=0.87mA c. Calculate ID for VG=5V, VD=3V, VS=2.2V, and VB=0V. 2. a. Explain the processing steps for patterning a polysilicon layer as shown in Figure 1(a) to the structure as shown in Figure 1(b) with neat sketches.

b. Dynamic logic is considered to be temporary storage compared to static logic; justify the statement. c. For the given domino logic circuit in Figure 1, during evaluation , if A=1, B=1, C=1 and D=0 will cause charge sharing and the input to the inverter will drop. The minimum voltage required at the inverter input is 2.5V. What should be the maximum CP/CL ratio to avoid charge sharing affect the correct output at F?

3. a. Realize the given expression using ???????????????? = ????(???? + ????)???? + ???? i. Psuedo NMOS logic ; ii. Dynamic Domino Logic b. Realize the following function using NORA CMOS Logic. ???? = ((???? + ????) ??????????. (???? + ????) ?????????????????????? . ???? + ????) ????????????????????????????????? 4. a. Compare different logic families with reference to noise margin, fan-in, and power dissipation and suggest suitable field of application. Include RTL, ECL and NMOS logic family in your comparison. b. Compare an enhancement mode and depletion Mode MOS transistors in terms of threshold voltage and operating conditions.

Rules & Regulations: ? All resources should be cited using CU Harvard style. ? The final assignment must have a Title page, References/ bibliography using CU Harvard Style and page numbers. ? Title Page must have Assignment Name, Module name, Session, your name, ID, and the name of the faculty. ? Softcopy in word format is to be submitted through Turnitin link on Moodle. ? Viva will be conducted after the assignment submission as per the dates informed earlier. Guidelines: < Assignment must be computer typed. ? Font - Times New Roman ? Font – Style - Regular ? Font - Size - 12 ? Heading should be with Font Size 14, Bold, Capital and Underline. ? Explain with suitable diagrams wherever required. Diagrams must be drawn using suitable software or by pencil. ? Each student has to do the assignment individually ? You can refer books in eLibrary or use internet resource. But you should not cut and paste material from internet nor provide photocopied material from books. The assignment answers should be in your own words after understanding the matter from the above resources. Important Policies to be followed 1. Student Academic Integrity Policy*: MEC upholds the spirit of academic integrity in all forms of academic work and any form of violation of academic integrity shall invite severe penalty. Any benefit obtained by indulging in the act of violation of academic integrity shall be cancelled. All cases of violation of academic integrity on the part of the student shall fall under any of the below mentioned categories: 1. Plagiarism 2. Malpractice 3. Ghost Writing 4. Collusion 5. Other cases